Blakely, Sokoloff, Taylor & Zafman LLP (714) 557-3800

Title: Memory Command Handler for Use In An Image Signal

Processor Having A Data Driven Architecture 1st Named Inventor: Louis A. Lippincott

Express Mail No.: EV323392609US Docket No.: 42P17010

Sheet: 1 of 8




Figure 1

Blakely, Sokoloff, Taylor & Zafman LLP (714) 557-3800 Title: Memory Command Handler for Use In An Image Signal

Processor Having A Data Driven Architecture 1st Named Inventor: Louis A. Lippincott

Express Mail No.: EV323392609US Docket No.: 42P17010

Sheet: 2 of 8

DOOKET NO., HET TYONG




Figure 2

Blakely, Sokoloff, Taylor & Zafman LLP (714) 557-3800


Title: Memory Command Handler for Use In An Image Signal

Processor Having A Data Driven Architecture 1st Named Inventor: Louis A. Lippincott

Express Mail No.: EV323392609US

Sheet: 3 of 8

Docket No.: 42P17010 '



Blakely, Sokoloff, Taylor & Zafman LLP (714) 557-3800 Title: Memory Command Handler for Use In An Image Signal

Processor Having A Data Driven Architecture

1st Named Inventor: Louis A Linpincott

1st Named Inventor: Louis A. Lippincott Express Mail No.: EV323392609US

Sheet: 4 of 8

Docket No.: 42P17010 |




Figure 4

Blakely, Sokoloff, Taylor & Zafman LLP (714) 557-3800
Title: Memory Command Handler for Use In An Image Signal

Processor Having A Data Driven Architecture 1st Named Inventor: Louis A. Lippincott

Express Mail No.: EV323392609US

Sheet: 5 of 8

Docket No.: 42P17010

500

		MAG	MAG0	MAG1	MAG2	MAG3	MAG4	MAG5	MAG6	MAG7
502-		CKO	Command							<del></del>
502 - 504 - 506 - 506 - 506 - 512 -		CF!	Data							
		CR2		Command						
	-10	CF3		Data						· · · · · · · · · · · · · · · · · · ·
10 -	<u> </u>	CKU,			Command					
-17. —		285			Data					
, , ,		CRO				Command				
		CR7				Data				
		CCR7	<del></del>				Command			
		CCK9	····				Data			
	<b></b>	2CK10						Command		
		CK!						Data		
		元代三							Command	
		CK13			<u>.                                    </u>				Data	
		CKIY	·							Command
	[7	CK15								Data

Blakely, Sokoloff, Taylor & Zafman LLP

(714) 557-3800 Title: Memory Command Handler for Use In An Image Signal

Processor Having A Data Driven Architecture 1st Named Inventor: Louis A. Lippincott

Express Mail No.: EV323392609US

Sheet: 6 of 8

Docket No.: 42P17010

Mask Register	1602
Data Path DV Bits Register	604
Base Offset Register	7 606
Memory Pointer Register	658
Increment Register	-610
Increment Register	-612
Operation Complete Register	
CONTrol Bits	
Control Bits	5-614

Blakely, Sokoloff, Taylor & Zafman LLP (714) 557-3800 Title: Memory Command Handler for Use In An Image Signal

Processor Having A Data Driven Architecture 1st Named Inventor: Louis A. Lippincott

Express Mail No.: EV323392609US

Sheet: 7 of 8

Docket No.: 42P17010

700

MCH Command	Description			
Write Mask	Used in address calculations to create circular buffer addressing			
Set Data Path DV bits	Determines the target PE(s) for the read data			
Read Immediate	Reads RAM from a specified address			
Write Immediate	Writes RAM from the Data CLK to a specified RAM address			
Write MPR	An initial offset value to be used in address calculations			
Write Increment Register	Provides X and Y increment values for one or 2D addressing			
Write Base Offset Register	Sets the Base Offset Register used in addressing			
Read Indirect, N Words	Reads N words into the Data CCR using the MAG Memory Pointer			
- Write Indirect, N Words	Writes N words from the Data CCK using the MAG Memory Pointe			
Read Op Complete	Used to signal the MCH control PE that a block transfer is complet			
Infinite Indirect Operation	Set infinite indirect MCH operation			

Blakely, Sokoloff, Taylor & Zafman LLP

(714) 557-3800

Title: Memory Command Handler for Use In An Image Signal

Processor Having A Data Driven Architecture
1st Named Inventor: Louis A. Lippincott

Express Mail No.: EV323392609US

Sheet: 8 of 8

Docket No.: 42P17010

800

							•	
15	14	13	12	11	10	9	8-0	
O	0	Х	Х	х	Х	Х	Х	Read Immediate
1.	0.,:	Х	Х	Х	Х	х	X	Write Immediate
0	1	0	Х	Х	Х	Х	X	Read Indirect
0	1.	1.	Х	Х	х	×	Х	Write Indirect
1.	18.	0	1	Х	·x	Х	Х	Write Increment Registers
1	1.	0	0	0-	· X	Х	Х	Set Data Path
1	1	0	0		0	0	х	Set Read Operation Complete
			0	0	Х	Х	×	Write Memory Pointer Register
	1	1	. 0	1	Х	Х	Χ.	Write Base Offset
14	. L.	<b>1</b>	×,1:	.0.	Х	х	Х	Write Mask Register
	1		1	1	Х	Х	X	Write First Use Registers

- Figure 8